What is claimed is:

2

3

polysilicon.

1	1. A dual-bit nitride read only memory cell with
2	parasitic amplifier, comprising:
3	a semiconductor substrate;
4	a first well region disposed in the semiconductor
5	substrate and having a first conductive type
6	opposite to the semiconductor substrate;
7	a second well region disposed in the first well
8	region and having a second conductive type
9	opposite to the first well region;
10	a gate dielectric layer disposed over portions of
11	the second well region, wherein the gate
12	dielectric layer comprises a nitride layer;
13	a conductive layer disposed on the gate dielectric
14	layer to form a gate; and
15	a pair of first doped regions symmetrically disposed
16	in the second well region on both sides of the
17	gate and having a third conductive type
18	opposite to the second well region, wherein one
19	of the first doped regions, the second well
20	region and the first well region constitute a
21	parasitic current amplifier.
4	2. The nitride read only memory cell as claimed in
1	claim 1, wherein the semiconductor substrate is a P-type
2	
3	silicon substrate.
1	3. The nitride read only memory cell as claimed in

claim 1, wherein the conductive layer is comprised of

1

2

3

4

1

2

3

4

1

2

3

4

5

- 1 4. The nitride read only memory cell as claimed in claim 1, wherein the first doped regions are N-type doped regions having a doping concentration between $1*10^{19}$ and $1*10^{21}$ atoms/cm².
 - 5. The nitride read only memory cell as claimed in claim 1, further comprising a pair of second doped regions symmetrically disposed in the first well region on both sides of the gate.
 - 6. The nitride read only memory cell as claimed in claim 5, wherein the second doped regions are N-type doped regions having a doping concentration between $1*10^{19}$ and $1*10^{21}$ atoms/cm².
 - 7. The nitride read only memory cell as claimed in claim 1, wherein the parasitic current amplifier is a bipolar junction transistor (BJT) including an emitter constituted of one of the first doped regions, a base constituted of the second well region and a collector constituted of the first well region.
 - 1 8. The nitride read only memory cell as claimed in 2 claim 1, wherein the gate dielectric layer is oxide-3 nitride-oxide (ONO) layer.
 - 9. A method of fabricating a dual-bit nitride read only memory cell, comprising the steps of:
 - 3 providing a semiconductor substrate;
 - forming a first well region in the semiconductor substrate, and the first well region having a

the opposite to conductive type first . 6 semiconductor substrate; 7 forming a second well region in the first well 8 region, and the second well region having a 9 second conductive type opposite to the first 10 well region; 11 sequentially forming a dielectric layer and 12 conductive layer over the second well region to 13 form a gate thereon, wherein the dielectric 14 layer comprises a nitride layer; and 15 symmetrically forming a pair of first doped regions 16 in the second well region on both sides of the 17 gate, and the first doped regions having a 18 third conductive type opposite to the second 19 well region, wherein one of the first doped 20 regions, the second well region and the first 21 well region constitute a parasitic current 22 amplifier. 23 The method as claimed in claim 9, wherein the 1 dielectric layer is an oxide-nitride-oxide layer. 2 The method as claimed in claim 9, wherein the 11. 1 first doped regions are N-type doped regions having a 2 doping concentration between $1*10^{19}$ and $1*10^{21}$ atoms/cm². 3

15

The method as claimed in claim 9,

comprising the step of symmetrically forming a pair of

second doped regions in the first well region on both

12.

sides of the gate.

1

2

3

4

further

1

2

3

1

2

3

4

5

6

1

2

3

4

5

6

7

8

9

10

11

12

13

- 13. The method as claimed in claim 12, wherein the second doped regions are N-type doped regions having a doping concentration between $1*10^{19}$ and $1*10^{21}$ atoms/cm².
- 1 14. The method as claimed in claim 9, wherein the semiconductor substrate is a P-type silicon substrate.
- 1 15. The method as claimed in claim 9, wherein the conductive layer is comprised of polysilicon.
 - 16. The method as claimed in claim 9, wherein the parasitic amplifier is a bipolar junction transistor (BJT) including an emitter constituted of one of the first doped regions, a base constituted of the second well region and a collector constituted of the first well region.
 - A method of reading a dual-bit nitride read only memory cell constituted of semiconductor a substrate, a first well region having a first conductive type opposite to the substrate disposed in the substrate, a second well region having a second conductive type opposite to the first well region disposed in the first well region, a gate dielectric layer comprising a nitride layer disposed over portions of the second well region, a conductive layer disposed on the gate dielectric layer to form a gate, and a pair of first doped regions symmetrically having a third conductive type opposite to the second well region disposed in the second well region on both sides of the gate, wherein one of the first doped regions, the second well region and the first well region

constitutes a parasitic current amplifier, comprising the -15 steps of: 16 selecting a reading bit of the dual-bit nitride read 17 only memory cell, floating the gate 18 grounding one of the first doped region on the 19 opposite side thereof; 20 applying a first voltage to the other first doped 21 region adjacent to the reading bit to generate 22 a leakage current into the second well region; 23 applying a second voltage to the first well region 24 on the opposite side of the reading bit to turn 25 on the current amplifier therein and amplify 26 the leakage currents; and 27 measuring an amplified current from the first well 28 region on the opposite side of the reading bit 29 to acquire the memory status of the reading 30 bit. 31 The method as claimed in claim 17, wherein the . 1 reading bit is 0 when the amplified current is less than 2 $10^{-2} \mu A$. 3 The method as claimed in claim 17, wherein the 1 reading bit is 1 when the amplified current exceeds or 2 equal to $10^{-2} \mu A$. 3 The method as claimed in claim 17, wherein the 1 first voltage is between 1 and 10 volts. 2 The method as claimed in claim 17, wherein the 21. 1

second voltage is between 1 and 10 volts.

Client's ref.: PSC-PT.AP-151 File:0532-9187-US/final/Shawn/Kevin revised

1

- 1 22. The method as claimed in claim 17, wherein the 2 parasitic current amplifier has a current gain about 1 3 fold to 100 folds.
 - 23. The method as claimed in claim 17, wherein the leakage currents are gate-induced drain leakages (GIDL).
- 24. The method as claimed in claim 17, wherein the second voltage is applied to a second doped region in the first well region on the opposite side of the reading bit.
- 1 25. The method as claimed in claim 24, wherein the 2 second doped region is N-type doped region having a doping concentration between $1*10^{19}$ and $1*10^{21}$ atoms/cm².